Abstract -In this paper, a resonant gate drive is proposed to reduce switching losses and simplify control of switches in switched-capacitor (SC) DC/DC converters. Analysis of losses is presented to facilitate SC converter optimization. A closed-loop controller is used to enable and disable oscillations of the resonant gate drive so that the output dc voltage is well regulated down to zero load, and so that high efficiency is maintained for a very wide range of loads. Results are experimentally verified on two low-power (0.2W and 5W) 5-to-1 step-down converters with regulated 3Vdc output and efficiency greater than 80% in a 100-to-1 load range.
Introduction
Switched-capacitor (SC) dc-dc converters are power converters that consist of switches and capacitors in the power stage. The switches are periodically turned on and off so that the convertpr cycles through a number of states (switched networks). Design and various applications of SC dc-dc converters have recently received increased attention [1]- [5] . Necessary and sufficient conditions for realizability of DC conversion ratios with two-phase SC converters have been presented in [6] .
In two-phase SC converters, an example of which is shown in Fig. 1 , the number of switched networks is two. When an SC converter is unloaded, the dc voltage conversion ratio M = Vo/Vg assumes a value M = M,, which is uniquely determined by the converter topology. The converter of Fig. 1 has a step-down conversion ratio M , = Vo/V, = 115, which is the maximum realizable step-down ratio with a two-phase SC converter with four capacitors [6] .
The potential for good output-voltage regulation at zero load current is well suited for low-power, battery-operated applications where power management requires that the power converter regulates the output voltage with low losses in the zero-to-full load range. Experimental converters suitable for such applications are described in this paper.
(1) (21 Power losses and efficiency of SC converters are reviewed in Section 2 in order to establish necessary guidelines for selection of components and the switching frequency fs. In Section 3 , we describe a resonant gate drive circuit used to reduce switching losses and simplify the control of switches in SC converters. Section 4 presents two low-power (0.2W and 5W), low-voltage (V, = 3Vdc) experimental prototypes based on the SC configuration of Fig. 1 .
Power Losses and Efficiency of SwitchedCapacitor D C / D C Converters
We assume that all switches are power MOS devices with identical characteristics, and that all internal (energy-transfer) capacitors have the same capacitance C . Also, the output filter capacitor across the load is such that the ac ripple and losses on the capacitor can be neglected.
As shown in Fig. 1 However, because of the restrictions imposed by the resonant gate drive introduced in Section 3, we assume that the lengths of both subintervals are the same, close t o 50% of the switching period T, = 1/jCs.
As in other t.ypes of power converters, power losses in SC converters can be classified as conduction losses and switching losses.
C o n d u c t i o n Losses
Conduction losses originate from charging and discharging of energy-transfer capacitors. The power is dissipated mainly on the capacitor series resistances (R,,,) , and the switch onresistances (RoVL). The converter steady-state solution and the conduction losses depend on the charging/discharging time constants T relative to the switching period T,. In the limiting case r >> T,, the charging/discharging currents are approximately constant, and t,he capacitor voltage ac ripples are relatively small piecewise linear waveshapes. The usual state-space averaging can be applied to find the steady-state solution and the power losses. From Fig. 2 , the condition that the steadystate average capacitor currents are equal to zero yields The dc input current is therefore:
The solution for the dc output voltage is given by A DC model of the switched-capacitor DC/DC Eqs. (2) and (3) correspond to the dc model shown in Fig. 3, where the output resistance R, for the case r >> T, is:
In the opposite limiting case, r << T,, the energy-transfer chdige and discharge transients are completed duiing each half of the switching period. The steady-state solution can be obtained by imposing the charge balance for each capacitor, and by solving for the charge delivered to the output in one switching period [6] . The steady-state solution again corresponds to the dc model in Fig. 3 . In general, for T << T,, the output resistance is inversely proportional to the switching frequency and the capacitance C [6] . In particular, for the converter in Fig. 1 we get:
For arbitrary f s , the solution using a generalized state-space averaging is more involved [5] . The approximation (6) is plotted in Fig. 4 for comparison ,with the results obtained by simulation.
'2.2 S w i t c h i n g Losses
[n a two-phase SC converter, the opposite-phase (5'1 and 5 '2) switches are turned on and off with a short dead time in between. As a result, the switch turn off, except for gate-drive Ilosses, is lossless because the voltage across the switch output capacitance stays zero until the opposite-phase switches are turned on to charge the capacitance. The switching losses occur during the turn-on transient, when the switch output capacitance is abruptly discharged to zero, and the output capacitances of the opposite-phase switches are charged up. The energy Wds lost in each switching period can be found as: Another component of the switching loss is due to charging and discharging of the device input capacitance by a gate driver. With a conventional square-wave (0 to VG) drive, the gate-drive energy loss W , in each switching period is given by:
where Qg(i) is the total gate charge for the device M,. The device gate charge can be split into two components,
where Q ,~( z )
is the charge supplied t o the device gate-to-drain capacitance during the time ton.
The total switching loss is:
(11)
Efficiency of S C Converters
From the DC model in Fig. 3 , which takes into account only the conduction losses, the eficiency of an SC converter has an upper limit given by:
For a given configuration of the converter, the ideal (unloaded) (6), and assuming that the optimum frequency f o p t is much higher than the corner frequency fc, we get a closed-form estimate of the optimum switching frequency,
Resonant Gate Drive
In low-power, low-voltage applications, the gate-drive loss P, = W,fS is a significant part of the switching loss. A resonant gate drive suitable for duty-ratio controlled switching converters and capable of recovering the gate-drive energy has been proposed in [7] . For SC converters, an even simpler resonant scheme can be applied if the switch duty-ratio control is not necessary. The resonant gate drive proposed in this paper is based on the single-ended parallel resonant LC oscillator shown in Fig. 5 . This configuration has been proposed earlier as a highfrequency ac power-clock supply for low-energy digital logic [8] . When the gate-drive switch S is off, the L,C, tank oscillates and the switch voltage u , ( t ) swings as a sinusoid with dc offset equal to V,. When u,(t) reaches zero, the switch S is turned on, to add energy from the dc supply VG to the resonant inductor L,. If this additional energy is equal to the amount dissipated in the resonant tank during one oscillation period, the switch voltage v,(t) will swing to the peak approximately equal to 2 v G , and will return back to zero again. The switch on-time t , controls the amount of energy added to the resonant tank. If losses in the resonant tank are small, t, is a small fraction of the switching period, and the switching frequency is close to the tank resonant frequency f F E 1/27rJL,1;6.
The voltage across the capacitor C, is approximately a sinusoid with zero dc offset and amplitude equal to VG. The output capacitance of the switch S is a part of C,, and the switch S is zero-voltage switching. L,, and C, is the sum of n gate capacitances, the winding capacitances, and the switch S output capacitance. By connecting a secondary winding from the transformer across the gate and source o'f a power switch the gate-drive energy is partially recovered. The "dot" side of a secondary winding can be connected to either the gate or the source, to decide the switch phase (SI or Sz). The gate-to-source voltage u g s ( t ) is ' approximately a sinusoid centered around zero, with amplitude equal to VG, assuming 1 : 1 turns ratios of the transformer.
The gate-drive controller consists of a monostable (oneshot) circuit producing a pulse of length t , when initiated by the rising edge of the T R I G (trigger) input. When the logic ENABLE signal is high, the trigger input is generated by the voltage comparator output T R . The comparator output goes high when the switch S voltage vs(i) drops below a threshold V,, which is close to 0 to result in zero-voltage turnon of the switch S. As a result, the gate-drive is self-oscillating at a frequency fs determined by L,, C, and the power losses in the gate-drive circuit. When the ENABLE signal is low, the T R I G input stays low and the gate drive is turned off. The next low-to-high transition of the ENABLE signal starts the oscillation by propagating a TRIG signal through the RtCt circuit, after which the oscillations continue as described above. The ENABLE input is used to turn the gate-drive oscillator on or off for the purpose of regulating the output voltage in an SC converter, as discussed further in Section 4.
With a linear capacitor C, in the resonant tank, losses in the gate-drive oscillator include: conduction and gate-drive losses on the control switch S, conduction losses on the windings and capacitor series resistances, and the transformer core losses [9] . However, when the drive is used with power switches in an SC converter, a large part of the gate-drive loss is due to a portion of the gate-drive energy that cannot be recovered by the resonant charge/discharge of the device input capacitances. During the turn-on transient of length ton, the switch voltage is dropping from V , , to zero, and the charge Q , d is delivered through the gate-to-drain capacitance of the switch. During to,, the gate-to-source voltage is almost constant, close to the device threshold voltage, so that the energy delivered by the gate drive is
This energy is lost on the power switch. Taking into account all devices in the converter, the lower limit for the resonant gate-drive loss is therefore given by n w,(resonant) = V,
Q,d(z).
(16)
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Since & < VG and Q , d is only a portion of the total gate charge Q,, the reduction of gate-drive losses with the resonant gate drive can still be significant. This will be illustrated by the experimental examples in Section 4.
In addition to the reduced switching losses, an advantage of the resonant gate drive is that any number of power switches can be driven simply by adding secondaries to the same gatedrive transformer, without the need for additional auxiliary supplies, bootstrap schemes, or high gate-drive amplitudes. The power rating for the transformer in the resonant gate drive (approximately equal to the gate-drive loss) is a small fraction of the converter output power.
Experimental SC Converters
To illustrate the loss analysis of Section 2 and application of the resonant gate drive of Section 3, two experimental SC converters based on the step-down configuration of Fig. 1 were constructed and tested. The configuration of the experimental circuits is shown in Fig. 7 . Parameters of the two experimental converters are summarized in Table 1 .
The output voltage regulation in the experimental converters is achieved using a simple hysteretic controller. A comparator with hysteresis is used to compare the output voltage V, with a constant reference V,,j. The comparator output is connected to the ENABLE input of the resonant gate drive shown in Fig. 6 . When the output voltage exceeds the upper threshold V,,,+V,, the comparator output goes low and turns the resonant gate driver off, so that the output voltage starts decreasing. When the output voltage drops below the lower threshold V,,r -VH, the resonant gate driver is turned on again causing the output voltage to increase. In both experimental prototypes, the output voltage is regulated at V, = 3V, wirth 4 2 . 5 % tolerance set by the hysteresis width VH. Figure 7 : Configuration of the experimental SC converters.
0.2W prototype
The effects of switching frequency f s on the converter efficiency are examined on a 0.2W prototype with parameters shown in Table 1 The gate-drive transformer was first excited with a square-wave 1 5 V amplitude, and the input voltage was adjusted to maintain the 3Vdc output at the maximum 200mW output power. Table 1 . A resonant gate drive was designed for fs = 100kHz, and the estimate for W,(resonant) in Table 1 was obtained by measuring the power consumption of the gate-drive a t this frequency. For the square-wave drive, the optimum operating frequency is about GOkHz, and the maximum efficiency is about 77%. With the resonant gate drive, the optimum operating frequency is between 80kHz and 100kHz, and the maximum curves and the measurements are noticeable around and below the optimum frequency, which can be attributed to the errors in the approximate expression for R o ( f , ) . Nevertheless, because the curves around the optimum f s are relatively flat, the theoretical predictions provide useful design guidelines in choosing the operating frequency of the SC converter. V, is adjusted so that Vo = 3Vdc is obtained. The resonant gate drive offers noticeably improved efficiency, especially at lower power levels where the switching loss is a larger portion of the total power losses. Experimental results for closed-loop operation of the 0.2W prototype can be found in [9] .
5W prototype
The second prototype was designed with the goal of maximum efficiency exceeding 80% at V, = 3Vdc and the maximum output power of Po == 5W. At the maximum power level, the con- Table 1 , expression (14) was used to select fs = 30kHz as the optimum operating frequency with the resonant gate drive. The resonant gate drive of Fig. 6 was constructed using 11 windings of #38 wire on a 1408 ferrite pot core (the smallest we had available). The magnetizing inductance of the iransformer was set to L , = 2.8mH, which resulted in the oscillating frequency equal to fs = 33kHz. Experiments with i t variable-frequency square-wave drive confirmed the optimum switching frequency around 30kHz. Experimental waveforms in the resonant gate drive are shown in Fig. 10 . The switch S voltage oscillates from 0 to about ~V G , where VG = 6V is the supply voltage for the gate drive. The "flat" parts of the sine-wave around V t = 1.5V occur twice in every cycle at the points when the power switches are turned on, and a part of the gate-drive energy is lost. 
The converter is then operated closed-loop at constant, input voltage V, = 17.8V and regulated Vo = 3Vdc output. Fig. 11 illustrates operation of the closed-loop voltage regulator a t two dif€erent output power levels ( I W and 4W). The "average" operating frequency of the converter is O f s , where D is the duty ratio of the ENABLE signal. The ENABLE duty ratio D is proportional to the load, so that both the conduction and the switching losses scale with load. As a result, the fullload efficiency of the converter is maintained for a very wide range of loads, as shown in Fig. 13 . The efficiency is better than 80% down to Po = 30mW, in a load range of more than 100 : 1. The output-voltage regulation is maintained down to zero load, when the converter spends less than 0.lmW.
Conclusions
In this paper, a loss analysis is used to derive design guidelines for selecting the devices and the switching frequency in switched-capacitor (SC) DC/DC converters. A simple resonant gate drive is proposed to reduce switching losses and simplify control of all active switches. The transformer used in the resonant gate drive is rated at a small fraction of the converter output power. Two experimental prototypes (with the maximum output power of 0.2W and 5W) are used to illustrate applications of the design guidelines and the resonant gate drive. 
